-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathlab8.restore.rpt
143 lines (127 loc) · 10.6 KB
/
lab8.restore.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
Restore Archived Project report for lab8
Fri Oct 26 09:34:12 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Restore Archived Project Summary
3. Restore Archived Project Messages
4. Files Restored
5. Files Not Restored
----------------
; Legal Notice ;
----------------
Copyright (C) 2018 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details.
+-------------------------------------------------------------------------+
; Restore Archived Project Summary ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Fri Oct 26 09:34:12 2018 ;
; Revision Name ; lab8 ;
; Top-level Entity Name ; lab8 ;
; Family ; Cyclone IV E ;
+---------------------------------+---------------------------------------+
+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/noahb/Desktop/Lab8_provided/lab8_tmp_archive.qar' into the 'D:/AB7 lab 8 code Hadi' directory
Info: Generated report 'lab8.restore.rpt'
+-----------------------------------------------------------------------------------------------------+
; Files Restored ;
+-----------------------------------------------------------------------------------------------------+
; File Name ;
+-----------------------------------------------------------------------------------------------------+
; qar_info.json ;
; Color_Mapper.sv ;
; HexDriver.sv ;
; PLLJ_PLLSPE_INFO.txt ;
; VGA_controller.sv ;
; ball.sv ;
; hpi_io_intf.sv ;
; lab7_usb.qsf ;
; lab8.qpf ;
; lab8.qsf ;
; lab8.sdc ;
; lab8.sv ;
; lab8_assignment_defaults.qdf ;
; mylog.txt ;
; nios_system.qsys ;
; nios_system.sopcinfo ;
; nios_system/nios_system.cmp ;
; nios_system/synthesis/nios_system.debuginfo ;
; nios_system/synthesis/nios_system.qip ;
; nios_system/synthesis/nios_system.regmap ;
; nios_system/synthesis/nios_system.v ;
; nios_system/synthesis/submodules/altera_avalon_sc_fifo.v ;
; nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v ;
; nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ;
; nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v ;
; nios_system/synthesis/submodules/altera_merlin_arbitrator.sv ;
; nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv ;
; nios_system/synthesis/submodules/altera_merlin_master_agent.sv ;
; nios_system/synthesis/submodules/altera_merlin_master_translator.sv ;
; nios_system/synthesis/submodules/altera_merlin_slave_agent.sv ;
; nios_system/synthesis/submodules/altera_merlin_slave_translator.sv ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ;
; nios_system/synthesis/submodules/altera_reset_controller.v ;
; nios_system/synthesis/submodules/altera_reset_synchronizer.v ;
; nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v ;
; nios_system/synthesis/submodules/nios_system_irq_mapper.sv ;
; nios_system/synthesis/submodules/nios_system_jtag_uart_0.v ;
; nios_system/synthesis/submodules/nios_system_keycode.v ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv ;
; nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_ociram_default_contents.mif ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_a.mif ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_b.mif ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v ;
; nios_system/synthesis/submodules/nios_system_onchip_memory2_0.hex ;
; nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v ;
; nios_system/synthesis/submodules/nios_system_otg_hpi_address.v ;
; nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v ;
; nios_system/synthesis/submodules/nios_system_otg_hpi_data.v ;
; nios_system/synthesis/submodules/nios_system_sdram.v ;
; nios_system/synthesis/submodules/nios_system_sdram_pll.v ;
; nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v ;
; vga_clk.ppf ;
; vga_clk.qip ;
; vga_clk.v ;
; assignment_defaults.qdf ;
+-----------------------------------------------------------------------------------------------------+
+--------------------+
; Files Not Restored ;
+--------------------+
; File Name ;
+--------------------+