arch-riscv: default disable vs bit, set misa with B-ext, update ref-so #25
Annotations
2 errors
|
The run was canceled by @tastynoob.
|
|
|
The logs for this run have expired and are no longer available.
Loading