-
Notifications
You must be signed in to change notification settings - Fork 5
/
Copy pathlscript.ld
219 lines (182 loc) · 6.56 KB
/
lscript.ld
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
/*******************************************************************/
/* */
/* This file is automatically generated by linker script generator.*/
/* */
/* Version: */
/* */
/* Copyright (c) 2010-2016 Xilinx, Inc. All rights reserved. */
/* */
/* Description : MicroBlaze Linker Script */
/* */
/*******************************************************************/
_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0xA0000;
_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x100000;
/* Define Memories in the system */
MEMORY
{
mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem : ORIGIN = 0x80000050, LENGTH = 0x1FFFB0
ddr_ddr4_0_C0_DDR4_ADDRESS_BLOCK : ORIGIN = 0x0, LENGTH = 0x80000000
psu_qspi_linear_0_MEM_0 : ORIGIN = 0xC0000000, LENGTH = 0x20000000
psu_pcie_low_HPC0_AXI_BASENAME_MEM_0 : ORIGIN = 0xE0000000, LENGTH = 0x10000000
psu_ocm_ram_0_HPC0_AXI_BASENAME_MEM_0 : ORIGIN = 0xFFFC0000, LENGTH = 0x40000
psu_pcie_high1_HPC0_AXI_BASENAME_MEM_0 : ORIGIN = 0x600000000, LENGTH = 0x200000000
psu_ddr_1_HPC0_AXI_BASENAME_MEM_0 : ORIGIN = 0x800000000, LENGTH = 0x80000000
psu_pcie_high2_HPC0_AXI_BASENAME_MEM_0 : ORIGIN = 0x8000000000, LENGTH = 0x4000000000
}
/* Specify the default entry point to the program */
ENTRY(_start)
/* Define the sections, and where they are mapped in memory */
SECTIONS
{
.vectors.reset 0x80000000 : {
KEEP (*(.vectors.reset))
}
.vectors.sw_exception 0x80000008 : {
KEEP (*(.vectors.sw_exception))
}
.vectors.interrupt 0x80000010 : {
KEEP (*(.vectors.interrupt))
}
.vectors.hw_exception 0x80000020 : {
KEEP (*(.vectors.hw_exception))
}
.text : {
*(.text)
*(.text.*)
*(.gnu.linkonce.t.*)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.init : {
KEEP (*(.init))
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.fini : {
KEEP (*(.fini))
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.ctors : {
__CTOR_LIST__ = .;
___CTORS_LIST___ = .;
KEEP (*crtbegin.o(.ctors))
KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors))
KEEP (*(SORT(.ctors.*)))
KEEP (*(.ctors))
__CTOR_END__ = .;
___CTORS_END___ = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.dtors : {
__DTOR_LIST__ = .;
___DTORS_LIST___ = .;
KEEP (*crtbegin.o(.dtors))
KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors))
KEEP (*(SORT(.dtors.*)))
KEEP (*(.dtors))
PROVIDE(__DTOR_END__ = .);
PROVIDE(___DTORS_END___ = .);
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.rodata : {
__rodata_start = .;
*(.rodata)
*(.rodata.*)
*(.gnu.linkonce.r.*)
__rodata_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.sdata2 : {
. = ALIGN(8);
__sdata2_start = .;
*(.sdata2)
*(.sdata2.*)
*(.gnu.linkonce.s2.*)
. = ALIGN(8);
__sdata2_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.sbss2 : {
__sbss2_start = .;
*(.sbss2)
*(.sbss2.*)
*(.gnu.linkonce.sb2.*)
__sbss2_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.data : {
. = ALIGN(4);
__data_start = .;
*(.data)
*(.data.*)
*(.gnu.linkonce.d.*)
__data_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.got : {
*(.got)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.got1 : {
*(.got1)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.got2 : {
*(.got2)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.eh_frame : {
*(.eh_frame)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.jcr : {
*(.jcr)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.gcc_except_table : {
*(.gcc_except_table)
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.sdata : {
. = ALIGN(8);
__sdata_start = .;
*(.sdata)
*(.sdata.*)
*(.gnu.linkonce.s.*)
__sdata_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.sbss (NOLOAD) : {
. = ALIGN(4);
__sbss_start = .;
*(.sbss)
*(.sbss.*)
*(.gnu.linkonce.sb.*)
. = ALIGN(8);
__sbss_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.tdata : {
__tdata_start = .;
*(.tdata)
*(.tdata.*)
*(.gnu.linkonce.td.*)
__tdata_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.tbss : {
__tbss_start = .;
*(.tbss)
*(.tbss.*)
*(.gnu.linkonce.tb.*)
__tbss_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.bss (NOLOAD) : {
. = ALIGN(4);
__bss_start = .;
*(.bss)
*(.bss.*)
*(.gnu.linkonce.b.*)
*(COMMON)
. = ALIGN(4);
__bss_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
_SDA_BASE_ = __sdata_start + ((__sbss_end - __sdata_start) / 2 );
_SDA2_BASE_ = __sdata2_start + ((__sbss2_end - __sdata2_start) / 2 );
/* Generate Stack and Heap definitions */
.heap (NOLOAD) : {
. = ALIGN(8);
_heap = .;
_heap_start = .;
. += _HEAP_SIZE;
_heap_end = .;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
.stack (NOLOAD) : {
_stack_end = .;
. += _STACK_SIZE;
. = ALIGN(8);
_stack = .;
__stack = _stack;
} > mb_microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_mb_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem
_end = .;
}