-
Notifications
You must be signed in to change notification settings - Fork 0
/
SD-SCSI-50-header.sch
1776 lines (1775 loc) · 35 KB
/
SD-SCSI-50-header.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
v 20110115 2
C 40000 40000 0 0 0 title-A2.sym
C 44800 39500 1 0 0 STM32F103R-1.sym
{
T 48100 55100 5 10 1 1 0 6 1
refdes=U102
T 44800 55250 5 10 0 0 0 0 1
device=STM32F103R
T 44800 55450 5 10 0 0 0 0 1
footprint=LQFP64_10
T 45900 48200 5 10 1 1 0 0 1
value=STM32F103RBT6
}
C 43600 40200 1 0 1 7405-1.sym
{
T 43000 41100 5 10 0 0 0 6 1
device=7405
T 43100 40900 5 10 1 1 0 6 1
refdes=U104
T 43000 42900 5 10 0 0 0 6 1
footprint=SO14
T 43600 40200 5 10 0 0 0 6 1
slot=4
T 43600 40200 5 10 0 0 0 6 1
value=N74F06D
}
C 48400 47200 1 0 0 7405-1.sym
{
T 49000 48100 5 10 0 0 0 0 1
device=7405
T 48900 47900 5 10 1 1 0 0 1
refdes=U106
T 49000 49900 5 10 0 0 0 0 1
footprint=SO14
T 48400 47200 5 10 0 0 0 0 1
slot=1
T 48400 47200 5 10 0 0 0 0 1
value=N74F06D
}
C 51900 50900 1 0 1 input-2.sym
{
T 51900 51100 5 10 0 0 0 6 1
net=REQ:1
T 51300 51600 5 10 0 0 0 6 1
device=none
T 51400 51000 5 10 1 1 0 1 1
value=REQ
T 51900 50900 5 10 0 0 0 6 1
footprint=DUMMY
}
T 56300 40700 9 20 1 0 0 0 1
SD SCSI adapter (50 pin header variant)
T 56300 40400 9 10 1 0 0 0 1
SD-SCSI.sch
T 56300 40100 9 10 1 0 0 0 1
1
T 57800 40100 9 10 1 0 0 0 1
1
T 60200 40400 9 10 1 0 0 0 1
1.0 (19-Sep-2012)
T 60200 40100 9 10 1 0 0 0 1
Michael Kukat
C 41500 44100 1 0 1 output-2.sym
{
T 40600 44300 5 10 0 0 0 6 1
net=REQ:1
T 41300 44800 5 10 0 0 0 6 1
device=none
T 40600 44200 5 10 1 1 0 7 1
value=REQ
T 41500 44100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 44600 1 0 1 output-2.sym
{
T 40600 44800 5 10 0 0 0 6 1
net=CD:1
T 41300 45300 5 10 0 0 0 6 1
device=none
T 40600 44700 5 10 1 1 0 7 1
value=CD
T 41500 44600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 46600 1 0 1 output-2.sym
{
T 40600 46800 5 10 0 0 0 6 1
net=MSG:1
T 41300 47300 5 10 0 0 0 6 1
device=none
T 40600 46700 5 10 1 1 0 7 1
value=MSG
T 41500 46600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 50500 47100 1 0 0 output-2.sym
{
T 51400 47300 5 10 0 0 0 0 1
net=RST:1
T 50700 47800 5 10 0 0 0 0 1
device=none
T 51400 47200 5 10 1 1 0 1 1
value=RST
T 50500 47100 5 10 0 0 0 0 1
footprint=DUMMY
}
C 41500 47100 1 0 1 output-2.sym
{
T 40600 47300 5 10 0 0 0 6 1
net=ACK:1
T 41300 47800 5 10 0 0 0 6 1
device=none
T 40600 47200 5 10 1 1 0 7 1
value=ACK
T 41500 47100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 47600 1 0 1 output-2.sym
{
T 40600 47800 5 10 0 0 0 6 1
net=BSY:1
T 41300 48300 5 10 0 0 0 6 1
device=none
T 40600 47700 5 10 1 1 0 7 1
value=BSY
T 41500 47600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 43600 1 0 1 output-2.sym
{
T 40600 43800 5 10 0 0 0 6 1
net=IO:1
T 41300 44300 5 10 0 0 0 6 1
device=none
T 40600 43700 5 10 1 1 0 7 1
value=IO
T 41500 43600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 50500 47600 1 0 0 output-2.sym
{
T 51400 47800 5 10 0 0 0 0 1
net=ATN:1
T 50700 48300 5 10 0 0 0 0 1
device=none
T 51400 47700 5 10 1 1 0 1 1
value=ATN
T 50500 47600 5 10 0 0 0 0 1
footprint=DUMMY
}
C 50500 42700 1 0 0 output-2.sym
{
T 51400 42900 5 10 0 0 0 0 1
net=SEL:1
T 50700 43400 5 10 0 0 0 0 1
device=none
T 51400 42800 5 10 1 1 0 1 1
value=SEL
T 50500 42700 5 10 0 0 0 0 1
footprint=DUMMY
}
C 41500 45100 1 0 1 output-2.sym
{
T 40600 45300 5 10 0 0 0 6 1
net=DB2:1
T 41300 45800 5 10 0 0 0 6 1
device=none
T 40600 45200 5 10 1 1 0 7 1
value=DB2
T 41500 45100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 42100 1 0 1 output-2.sym
{
T 40600 42300 5 10 0 0 0 6 1
net=DBP:1
T 41300 42800 5 10 0 0 0 6 1
device=none
T 40600 42200 5 10 1 1 0 7 1
value=DBP
T 41500 42100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 42600 1 0 1 output-2.sym
{
T 40600 42800 5 10 0 0 0 6 1
net=DB6:1
T 41300 43300 5 10 0 0 0 6 1
device=none
T 40600 42700 5 10 1 1 0 7 1
value=DB6
T 41500 42600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 41600 1 0 1 output-2.sym
{
T 40600 41800 5 10 0 0 0 6 1
net=DB7:1
T 41300 42300 5 10 0 0 0 6 1
device=none
T 40600 41700 5 10 1 1 0 7 1
value=DB7
T 41500 41600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 43100 1 0 1 output-2.sym
{
T 40600 43300 5 10 0 0 0 6 1
net=DB5:1
T 41300 43800 5 10 0 0 0 6 1
device=none
T 40600 43200 5 10 1 1 0 7 1
value=DB5
T 41500 43100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 40600 1 0 1 output-2.sym
{
T 40600 40800 5 10 0 0 0 6 1
net=DB4:1
T 41300 41300 5 10 0 0 0 6 1
device=none
T 40600 40700 5 10 1 1 0 7 1
value=DB4
T 41500 40600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 41100 1 0 1 output-2.sym
{
T 40600 41300 5 10 0 0 0 6 1
net=DB3:1
T 41300 41800 5 10 0 0 0 6 1
device=none
T 40600 41200 5 10 1 1 0 7 1
value=DB3
T 41500 41100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 49300 1 0 1 input-2.sym
{
T 51900 49500 5 10 0 0 0 6 1
net=MSG:1
T 51300 50000 5 10 0 0 0 6 1
device=none
T 51400 49400 5 10 1 1 0 1 1
value=MSG
T 51900 49300 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 46500 1 0 1 input-2.sym
{
T 51900 46700 5 10 0 0 0 6 1
net=ATN:1
T 51300 47200 5 10 0 0 0 6 1
device=none
T 51400 46600 5 10 1 1 0 1 1
value=ATN
T 51900 46500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 48900 1 0 1 input-2.sym
{
T 51900 49100 5 10 0 0 0 6 1
net=ACK:1
T 51300 49600 5 10 0 0 0 6 1
device=none
T 51400 49000 5 10 1 1 0 1 1
value=ACK
T 51900 48900 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 48500 1 0 1 input-2.sym
{
T 51900 48700 5 10 0 0 0 6 1
net=BSY:1
T 51300 49200 5 10 0 0 0 6 1
device=none
T 51400 48600 5 10 1 1 0 1 1
value=BSY
T 51900 48500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 51300 1 0 1 input-2.sym
{
T 51900 51500 5 10 0 0 0 6 1
net=IO:1
T 51300 52000 5 10 0 0 0 6 1
device=none
T 51400 51400 5 10 1 1 0 1 1
value=IO
T 51900 51300 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 41900 1 0 1 input-2.sym
{
T 51900 42100 5 10 0 0 0 6 1
net=SEL:1
T 51300 42600 5 10 0 0 0 6 1
device=none
T 51400 42000 5 10 1 1 0 1 1
value=SEL
T 51900 41900 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 41500 1 0 1 input-2.sym
{
T 51900 41700 5 10 0 0 0 6 1
net=DB1:1
T 51300 42200 5 10 0 0 0 6 1
device=none
T 51400 41600 5 10 1 1 0 1 1
value=DB1
T 51900 41500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 41100 1 0 1 input-2.sym
{
T 51900 41300 5 10 0 0 0 6 1
net=DB2:1
T 51300 41800 5 10 0 0 0 6 1
device=none
T 51400 41200 5 10 1 1 0 1 1
value=DB2
T 51900 41100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 46100 1 0 1 input-2.sym
{
T 51900 46300 5 10 0 0 0 6 1
net=DBP:1
T 51300 46800 5 10 0 0 0 6 1
device=none
T 51400 46200 5 10 1 1 0 1 1
value=DBP
T 51900 46100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 45700 1 0 1 input-2.sym
{
T 51900 45900 5 10 0 0 0 6 1
net=DB6:1
T 51300 46400 5 10 0 0 0 6 1
device=none
T 51400 45800 5 10 1 1 0 1 1
value=DB6
T 51900 45700 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 43500 1 0 1 input-2.sym
{
T 51900 43700 5 10 0 0 0 6 1
net=DB7:1
T 51300 44200 5 10 0 0 0 6 1
device=none
T 51400 43600 5 10 1 1 0 1 1
value=DB7
T 51900 43500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 44900 1 0 1 input-2.sym
{
T 51900 45100 5 10 0 0 0 6 1
net=DB5:1
T 51300 45600 5 10 0 0 0 6 1
device=none
T 51400 45000 5 10 1 1 0 1 1
value=DB5
T 51900 44900 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 44500 1 0 1 input-2.sym
{
T 51900 44700 5 10 0 0 0 6 1
net=DB4:1
T 51300 45200 5 10 0 0 0 6 1
device=none
T 51400 44600 5 10 1 1 0 1 1
value=DB4
T 51900 44500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 43900 1 0 1 input-2.sym
{
T 51900 44100 5 10 0 0 0 6 1
net=DB3:1
T 51300 44600 5 10 0 0 0 6 1
device=none
T 51400 44000 5 10 1 1 0 1 1
value=DB3
T 51900 43900 5 10 0 0 0 6 1
footprint=DUMMY
}
C 42800 40700 1 0 1 7405-1.sym
{
T 42200 41600 5 10 0 0 0 6 1
device=7405
T 42300 41400 5 10 1 1 0 6 1
refdes=U104
T 42200 43400 5 10 0 0 0 6 1
footprint=SO14
T 42800 40700 5 10 0 0 0 6 1
slot=5
T 42800 40700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 41200 1 0 1 7405-1.sym
{
T 43000 42100 5 10 0 0 0 6 1
device=7405
T 43100 41900 5 10 1 1 0 6 1
refdes=U104
T 43000 43900 5 10 0 0 0 6 1
footprint=SO14
T 43600 41200 5 10 0 0 0 6 1
slot=6
T 43600 41200 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 41700 1 0 1 7405-1.sym
{
T 42200 42600 5 10 0 0 0 6 1
device=7405
T 42300 42400 5 10 1 1 0 6 1
refdes=U104
T 42200 44400 5 10 0 0 0 6 1
footprint=SO14
T 42800 41700 5 10 0 0 0 6 1
slot=1
T 42800 41700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 42200 1 0 1 7405-1.sym
{
T 43000 43100 5 10 0 0 0 6 1
device=7405
T 43100 42900 5 10 1 1 0 6 1
refdes=U104
T 43000 44900 5 10 0 0 0 6 1
footprint=SO14
T 43600 42200 5 10 0 0 0 6 1
slot=2
T 43600 42200 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 42700 1 0 1 7405-1.sym
{
T 42200 43600 5 10 0 0 0 6 1
device=7405
T 42300 43400 5 10 1 1 0 6 1
refdes=U104
T 42200 45400 5 10 0 0 0 6 1
footprint=SO14
T 42800 42700 5 10 0 0 0 6 1
slot=3
T 42800 42700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 43200 1 0 1 7405-1.sym
{
T 43000 44100 5 10 0 0 0 6 1
device=7405
T 43100 43900 5 10 1 1 0 6 1
refdes=U105
T 43000 45900 5 10 0 0 0 6 1
footprint=SO14
T 43600 43200 5 10 0 0 0 6 1
slot=1
T 43600 43200 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 43700 1 0 1 7405-1.sym
{
T 42200 44600 5 10 0 0 0 6 1
device=7405
T 42300 44400 5 10 1 1 0 6 1
refdes=U105
T 42200 46400 5 10 0 0 0 6 1
footprint=SO14
T 42800 43700 5 10 0 0 0 6 1
slot=2
T 42800 43700 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 44700 1 0 1 7405-1.sym
{
T 42200 45600 5 10 0 0 0 6 1
device=7405
T 42300 45400 5 10 1 1 0 6 1
refdes=U106
T 42200 47400 5 10 0 0 0 6 1
footprint=SO14
T 42800 44700 5 10 0 0 0 6 1
slot=4
T 42800 44700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 44200 1 0 1 7405-1.sym
{
T 43000 45100 5 10 0 0 0 6 1
device=7405
T 43100 44900 5 10 1 1 0 6 1
refdes=U105
T 43000 46900 5 10 0 0 0 6 1
footprint=SO14
T 43600 44200 5 10 0 0 0 6 1
slot=3
T 43600 44200 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 45700 1 0 1 7405-1.sym
{
T 42200 46600 5 10 0 0 0 6 1
device=7405
T 42300 46400 5 10 1 1 0 6 1
refdes=U106
T 42200 48400 5 10 0 0 0 6 1
footprint=SO14
T 42800 45700 5 10 0 0 0 6 1
slot=5
T 42800 45700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 45200 1 0 1 7405-1.sym
{
T 43000 46100 5 10 0 0 0 6 1
device=7405
T 43100 45900 5 10 1 1 0 6 1
refdes=U106
T 43000 47900 5 10 0 0 0 6 1
footprint=SO14
T 43600 45200 5 10 0 0 0 6 1
slot=6
T 43600 45200 5 10 0 0 0 6 1
value=N74F06D
}
C 42800 46700 1 0 1 7405-1.sym
{
T 42200 47600 5 10 0 0 0 6 1
device=7405
T 42300 47400 5 10 1 1 0 6 1
refdes=U105
T 42200 49400 5 10 0 0 0 6 1
footprint=SO14
T 42800 46700 5 10 0 0 0 6 1
slot=5
T 42800 46700 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 46200 1 0 1 7405-1.sym
{
T 43000 47100 5 10 0 0 0 6 1
device=7405
T 43100 46900 5 10 1 1 0 6 1
refdes=U105
T 43000 48900 5 10 0 0 0 6 1
footprint=SO14
T 43600 46200 5 10 0 0 0 6 1
slot=6
T 43600 46200 5 10 0 0 0 6 1
value=N74F06D
}
C 43600 47200 1 0 1 7405-1.sym
{
T 43000 48100 5 10 0 0 0 6 1
device=7405
T 43100 47900 5 10 1 1 0 6 1
refdes=U105
T 43000 49900 5 10 0 0 0 6 1
footprint=SO14
T 43600 47200 5 10 0 0 0 6 1
slot=4
T 43600 47200 5 10 0 0 0 6 1
value=N74F06D
}
N 43600 40700 44800 40700 4
N 44800 40700 44800 41200 4
N 42800 41200 44600 41200 4
N 44600 41200 44600 41600 4
N 44600 41600 44800 41600 4
N 43600 41700 44400 41700 4
N 44400 41700 44400 42000 4
N 44400 42000 44800 42000 4
N 42800 42200 44400 42200 4
N 44400 42200 44400 42400 4
N 44400 42400 44800 42400 4
N 43600 42700 44400 42700 4
N 44400 42700 44400 42800 4
N 44400 42800 44800 42800 4
N 42800 43200 44800 43200 4
N 43600 43700 44400 43700 4
N 44400 43700 44400 43600 4
N 42800 44200 44400 44200 4
N 43600 44700 43600 44600 4
N 42800 45200 43600 45200 4
N 43600 45700 43600 45400 4
N 42800 46200 43800 46200 4
N 43800 46200 43800 45800 4
N 43600 46700 44000 46700 4
N 44000 46700 44000 46600 4
N 44000 46600 44800 46600 4
N 42800 47200 44200 47200 4
N 44200 47200 44200 47000 4
N 44200 47000 44800 47000 4
N 41500 43200 41700 43200 4
N 41500 42700 42500 42700 4
N 41500 42200 41700 42200 4
N 41500 41700 42500 41700 4
N 41500 41200 41700 41200 4
N 41500 40700 42500 40700 4
N 41500 44200 41700 44200 4
N 41500 43700 42500 43700 4
N 41500 45200 41700 45200 4
N 41500 44700 42500 44700 4
N 41500 46200 41700 46200 4
N 41500 45700 42500 45700 4
N 41500 47200 41700 47200 4
N 41500 46700 42500 46700 4
N 41500 47700 42500 47700 4
C 49200 46700 1 0 0 7405-1.sym
{
T 49800 47600 5 10 0 0 0 0 1
device=7405
T 49700 47400 5 10 1 1 0 0 1
refdes=U106
T 49800 49400 5 10 0 0 0 0 1
footprint=SO14
T 49200 46700 5 10 0 0 0 0 1
slot=2
T 49200 46700 5 10 0 0 0 0 1
value=N74F06D
}
C 48600 42300 1 0 0 7405-1.sym
{
T 49200 43200 5 10 0 0 0 0 1
device=7405
T 49100 43000 5 10 1 1 0 0 1
refdes=U106
T 49200 45000 5 10 0 0 0 0 1
footprint=SO14
T 48600 42300 5 10 0 0 0 0 1
slot=3
T 48600 42300 5 10 0 0 0 0 1
value=N74F06D
}
N 48400 47400 48400 47700 4
N 48400 47000 49200 47000 4
N 49200 47000 49200 47200 4
N 48400 46600 50500 46600 4
N 50500 47200 50300 47200 4
N 50500 47700 49500 47700 4
N 48400 46200 50500 46200 4
N 48400 45800 50500 45800 4
N 48400 45000 50500 45000 4
N 48400 44600 50500 44600 4
N 48400 44000 50500 44000 4
N 48400 43600 50500 43600 4
N 48400 42000 50500 42000 4
N 48400 41200 50500 41200 4
N 48400 42800 48600 42800 4
N 48400 43200 48400 43400 4
N 48400 43400 50500 43400 4
N 50500 43400 50500 43200 4
N 48400 42400 48400 42200 4
N 48400 42200 50500 42200 4
N 50500 42200 50500 42400 4
N 50500 42800 49700 42800 4
N 48400 48600 50500 48600 4
N 48400 49000 50500 49000 4
N 48400 49400 50500 49400 4
N 48400 50600 50500 50600 4
N 48400 51000 50500 51000 4
N 48400 51400 50500 51400 4
C 51900 50500 1 0 1 input-2.sym
{
T 51900 50700 5 10 0 0 0 6 1
net=CD:1
T 51300 51200 5 10 0 0 0 6 1
device=none
T 51400 50600 5 10 1 1 0 1 1
value=CD
T 51900 50500 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 43100 1 0 1 input-2.sym
{
T 51900 43300 5 10 0 0 0 6 1
net=RST:1
T 51300 43800 5 10 0 0 0 6 1
device=none
T 51400 43200 5 10 1 1 0 1 1
value=RST
T 51900 43100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 51900 42300 1 0 1 input-2.sym
{
T 51900 42500 5 10 0 0 0 6 1
net=DB0:1
T 51300 43000 5 10 0 0 0 6 1
device=none
T 51400 42400 5 10 1 1 0 1 1
value=DB0
T 51900 42300 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 45600 1 0 1 output-2.sym
{
T 40600 45800 5 10 0 0 0 6 1
net=DB0:1
T 41300 46300 5 10 0 0 0 6 1
device=none
T 40600 45700 5 10 1 1 0 7 1
value=DB0
T 41500 45600 5 10 0 0 0 6 1
footprint=DUMMY
}
C 41500 46100 1 0 1 output-2.sym
{
T 40600 46300 5 10 0 0 0 6 1
net=DB1:1
T 41300 46800 5 10 0 0 0 6 1
device=none
T 40600 46200 5 10 1 1 0 7 1
value=DB1
T 41500 46100 5 10 0 0 0 6 1
footprint=DUMMY
}
C 44600 52300 1 90 0 capacitor-1.sym
{
T 43900 52500 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 52200 5 10 1 1 90 0 1
refdes=C106
T 43700 52500 5 10 0 0 90 0 1
symversion=0.1
T 44600 52300 5 10 0 0 90 0 1
footprint=0603
T 44300 52900 5 10 1 1 90 0 1
value=100n
}
C 44000 52300 1 90 0 capacitor-1.sym
{
T 43300 52500 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 52200 5 10 1 1 90 0 1
refdes=C105
T 43100 52500 5 10 0 0 90 0 1
symversion=0.1
T 44000 52300 5 10 0 0 90 0 1
footprint=0603
T 43700 52900 5 10 1 1 90 0 1
value=100n
}
N 44800 53400 43800 53400 4
N 43800 53400 43800 53200 4
N 44800 52000 43800 52000 4
N 43800 52000 43800 52300 4
N 44400 52300 44800 52300 4
N 44800 52300 44800 52400 4
N 44400 53200 44800 53200 4
N 44800 53200 44800 53000 4
N 44400 53200 44400 53400 4
N 44400 52300 44400 52000 4
C 43400 52300 1 90 0 capacitor-1.sym
{
T 42700 52500 5 10 0 0 90 0 1
device=CAPACITOR
T 43100 52200 5 10 1 1 90 0 1
refdes=C104
T 42500 52500 5 10 0 0 90 0 1
symversion=0.1
T 43400 52300 5 10 0 0 90 0 1
footprint=0603
T 43100 52900 5 10 1 1 90 0 1
value=100n
}
C 42200 52300 1 90 0 capacitor-1.sym
{
T 41500 52500 5 10 0 0 90 0 1
device=CAPACITOR
T 41900 52200 5 10 1 1 90 0 1
refdes=C107
T 41300 52500 5 10 0 0 90 0 1
symversion=0.1
T 42200 52300 5 10 0 0 90 0 1
footprint=0603
T 41900 52900 5 10 1 1 90 0 1
value=100n
}
N 42600 53800 44800 53800 4
N 43200 53800 43200 53200 4
N 42000 54200 42000 53200 4
N 42000 51200 42000 52300 4
C 42800 52300 1 90 0 capacitor-1.sym
{
T 42100 52500 5 10 0 0 90 0 1
device=CAPACITOR
T 42500 52200 5 10 1 1 90 0 1
refdes=C103
T 41900 52500 5 10 0 0 90 0 1
symversion=0.1
T 42800 52300 5 10 0 0 90 0 1
footprint=0603
T 42500 52900 5 10 1 1 90 0 1
value=4.7/6
}
N 44400 53400 44400 53800 4
N 44400 53800 44400 54200 4
N 44400 51200 44400 52000 4
N 42600 53200 42600 55400 4
N 42600 51600 42600 52300 4
N 44800 51200 42000 51200 4
N 41600 54200 44800 54200 4
C 44600 50000 1 90 0 capacitor-1.sym
{
T 43900 50200 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 49900 5 10 1 1 90 0 1
refdes=C108
T 43700 50200 5 10 0 0 90 0 1
symversion=0.1
T 44600 50000 5 10 0 0 90 0 1
footprint=0603
T 44300 50600 5 10 1 1 90 0 1
value=100n
}
N 44400 51000 44800 51000 4
N 44800 51000 44800 50600 4
N 43900 49800 44800 49800 4
N 44800 49800 44800 50200 4
N 44400 50900 44400 51200 4
N 44400 49800 44400 50000 4
N 43900 49800 43900 51000 4
C 42500 51300 1 0 0 gnd-1.sym
N 43200 52300 43200 51600 4
N 41600 54200 41600 51000 4
N 41600 51000 43900 51000 4
C 42400 49300 1 0 0 crystal-1.sym
{
T 42600 49800 5 10 0 0 0 0 1
device=CRYSTAL
T 42300 49600 5 10 1 1 0 0 1
refdes=U103
T 42600 50000 5 10 0 0 0 0 1
symversion=0.1
T 42400 49300 5 10 0 0 0 0 1
footprint=HC49SMD
T 42900 49600 5 10 1 1 0 0 1
value=8M
}
C 42300 49700 1 90 0 capacitor-1.sym
{
T 41600 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 42000 49600 5 10 1 1 90 0 1
refdes=C109
T 41400 49900 5 10 0 0 90 0 1
symversion=0.1
T 42300 49700 5 10 0 0 90 0 1
footprint=0603
T 42000 50300 5 10 1 1 90 0 1
value=22p
}
C 43700 49700 1 90 0 capacitor-1.sym
{
T 43000 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 43400 49600 5 10 1 1 90 0 1
refdes=C110
T 42800 49900 5 10 0 0 90 0 1
symversion=0.1
T 43700 49700 5 10 0 0 90 0 1
footprint=0603
T 43400 50300 5 10 1 1 90 0 1
value=22p
}
C 42700 50500 1 0 0 gnd-1.sym
N 42100 49000 44800 49000 4
N 44800 49400 43100 49400 4
N 43500 49700 43500 49400 4
N 42100 49700 42100 49000 4
N 42400 49400 42100 49400 4
N 43500 50600 43500 50800 4
N 43500 50800 42100 50800 4
N 42100 50800 42100 50600 4
C 50600 55000 1 180 0 leddual-2.sym
{
T 49800 54400 5 10 0 0 180 0 1
device=LED
T 49800 54600 5 10 1 1 180 0 1
refdes=D103
T 49800 54200 5 10 0 0 180 0 1
symversion=0.1
T 50600 55000 5 10 0 0 0 0 1
footprint=led-duo-3
}
N 44800 54800 42600 54800 4
C 49500 50100 1 0 0 resistor-2.sym
{
T 49900 50450 5 10 0 0 0 0 1
device=RESISTOR
T 49500 50400 5 10 1 1 0 0 1
refdes=R103
T 50100 50400 5 10 1 1 0 0 1
value=22
T 49500 50100 5 10 0 0 0 0 1
footprint=0603
}
C 48600 49700 1 0 0 resistor-2.sym
{
T 49000 50050 5 10 0 0 0 0 1
device=RESISTOR
T 48600 50000 5 10 1 1 0 0 1
refdes=R104
T 49200 50000 5 10 1 1 0 0 1
value=22
T 48600 49700 5 10 0 0 0 0 1
footprint=0603
}
N 48400 49800 48600 49800 4
N 49500 49800 58500 49800 4
N 54300 45200 54300 55400 4
N 48400 50200 49500 50200 4
N 41400 48600 44800 48600 4
N 50400 50200 58500 50200 4
C 52400 40900 1 90 0 capacitor-1.sym
{
T 51700 41100 5 10 0 0 90 0 1
device=CAPACITOR
T 52100 40800 5 10 1 1 90 0 1
refdes=C112
T 51500 41100 5 10 0 0 90 0 1
symversion=0.1
T 52400 40900 5 10 0 0 90 0 1
footprint=0603
T 52100 41500 5 10 1 1 90 0 1
value=100n
}
C 53000 40900 1 90 0 capacitor-1.sym
{
T 52300 41100 5 10 0 0 90 0 1
device=CAPACITOR
T 52700 40800 5 10 1 1 90 0 1
refdes=C113
T 52100 41100 5 10 0 0 90 0 1
symversion=0.1
T 53000 40900 5 10 0 0 90 0 1
footprint=0603
T 52700 41500 5 10 1 1 90 0 1
value=100n
}
C 53600 40900 1 90 0 capacitor-1.sym
{
T 52900 41100 5 10 0 0 90 0 1
device=CAPACITOR
T 53300 40800 5 10 1 1 90 0 1
refdes=C114
T 52700 41100 5 10 0 0 90 0 1
symversion=0.1
T 53600 40900 5 10 0 0 90 0 1
footprint=0603
T 53300 41500 5 10 1 1 90 0 1
value=100n
}
C 52700 40400 1 0 0 gnd-1.sym
N 52200 40900 52200 40700 4
N 52200 40700 53400 40700 4
N 53400 40700 53400 40900 4
N 52800 40900 52800 40700 4
C 52600 42000 1 0 0 vcc-1.sym
N 52200 41800 52200 42000 4
N 52200 42000 53400 42000 4
N 53400 42000 53400 41800 4
N 52800 42000 52800 41800 4
T 51700 40200 9 10 1 0 0 0 1
Bypass caps for U104-U106
N 42600 55400 54300 55400 4
N 44800 48400 44800 48000 4
N 40200 48200 44600 48200 4
N 43600 47700 44400 47700 4
N 44400 47700 44400 47400 4
N 44400 47400 44800 47400 4
N 43800 45800 44800 45800 4
N 43600 45400 44800 45400 4
N 44400 44200 44400 44000 4
N 43600 45200 43600 45000 4
N 44800 45000 43600 45000 4
N 43600 44600 44800 44600 4
N 44400 44000 44800 44000 4
N 44400 43600 44800 43600 4
N 41400 55600 58500 55600 4
C 41500 49700 1 90 0 resistor-2.sym
{
T 41150 50100 5 10 0 0 90 0 1
device=RESISTOR
T 41200 49700 5 10 1 1 90 0 1
refdes=R105
T 41200 50300 5 10 1 1 90 0 1
value=100K
T 41500 49700 5 10 0 0 90 0 1