Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Unable to run linien-server - loading FPGA fail #434

Open
yonicon opened this issue Dec 5, 2024 · 2 comments
Open

Unable to run linien-server - loading FPGA fail #434

yonicon opened this issue Dec 5, 2024 · 2 comments
Labels
bug Something isn't working

Comments

@yonicon
Copy link

yonicon commented Dec 5, 2024

Hello,
My RedPitaya is STEMlab 125-14 Z7020
I flashed the RP with a new OS ver. 2.04 build 35 (RedPitaya_OS_2.04-35_stable.img.zip)
I'm trying to use linien version 2.1.0 (linien-2.1.0.exe)
I installed the linien-server (version 2.1) on the RP using pip.
When trying to run the linien-server I get this message and the SSH connection crashes immediately after -
image

I checked sha256sum of gateware.bin and it is ok.

This seems very much like the problem in
#394

I'd appreciate any help,
Many thanks
Yoni.

@yonicon yonicon added the bug Something isn't working label Dec 5, 2024
@yonicon yonicon changed the title Unable to run linien-server - flashing FPGA Unable to run linien-server - loading FPGA fail Dec 8, 2024
@Lightsaver7
Copy link

Lightsaver7 commented Dec 11, 2024

This should be related to the difference in the FPGA image used by STEMlab 125-14 Z7020 (which uses the Zynq 7020 SoC) and a "normal" STEMlab 125-14, which uses Zynq 7010 SoC FPGA. Most likely the FPGA pin definitions would need to be changed in the .xdc file (or a logic added that recognizes the specific board model Linien is running on and then load the correct FPGA version).

@Lightsaver7
Copy link

Lightsaver7 commented Dec 11, 2024

Here is a quick rundown on the different FPGA images used by Red Pitaya board models (check the MODEL build flag):
https://redpitaya.readthedocs.io/en/latest/developerGuide/software/build/fpga/fpga.html#building-process

Check the sdc folder here:
https://github.com/RedPitaya/RedPitaya-FPGA/tree/master/sdc

Zynq 7010 uses the first file (red_pitaya.xdc), while Zynq 7020 boards (with the exception of SIGNALlab 250_12) use the second file (red_pitaya_Z20.xdc).
SIGNALlab uses the constraints in the sdc_250 directory (one level higher).

The problem here is the same as in #394, but there the user has a SIGNALlab 250-12.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working
Projects
None yet
Development

No branches or pull requests

2 participants