Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

PCB Silk Label Mistakes #13

Open
Zheng-Jiakun opened this issue Aug 3, 2021 · 0 comments
Open

PCB Silk Label Mistakes #13

Zheng-Jiakun opened this issue Aug 3, 2021 · 0 comments

Comments

@Zheng-Jiakun
Copy link

There are two mistakes on the silk label on PCB FPGA/Flash Programmer Connector (JP1).

  1. On the schematic, JP1 Pin 6 is connected to P3V3, while on PCB, the silk shows P2V5.
  2. On the schematic, JP1 Pin 2 is FPGA_SDO and Pin 3 is FPGA_SDI, while on PCB, the silk label just interchanges them (Showing Pin 2 is SDI, Pin 3 is SDO).

image
image

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant