Skip to content

Commit

Permalink
Merge pull request #3735 from alyssarosenzweig/instcountci/seg-reg-cases
Browse files Browse the repository at this point in the history
InstCountCI: add segment register cases
  • Loading branch information
Sonicadvance1 authored Jun 20, 2024
2 parents b2eb8aa + a474f86 commit e7bdb86
Show file tree
Hide file tree
Showing 2 changed files with 52 additions and 0 deletions.
26 changes: 26 additions & 0 deletions unittests/InstructionCountCI/FEXOpt/AddressingLimitations.json
Original file line number Diff line number Diff line change
Expand Up @@ -1025,6 +1025,32 @@
"ExpectedArm64ASM": [
"ldr x7, [x4, x5, sxtx #3]"
]
},
"mov ebx, fs:0x14": {
"ExpectedInstructionCount": 2,
"ExpectedArm64ASM": [
"ldr x20, [x28, #968]",
"ldr w7, [x20, #20]"
]
},
"mov rbx, gs:0x14": {
"ExpectedInstructionCount": 2,
"ExpectedArm64ASM": [
"ldr x20, [x28, #960]",
"ldur x7, [x20, #20]"
]
},
"Multiple segment registers": {
"x86Insts": [
"mov rax, gs:0x100",
"mov rbx, gs:0x14"
],
"ExpectedInstructionCount": 3,
"ExpectedArm64ASM": [
"ldr x20, [x28, #960]",
"ldr x4, [x20, #256]",
"ldur x7, [x20, #20]"
]
}
}
}
Original file line number Diff line number Diff line change
Expand Up @@ -303,6 +303,32 @@
"ExpectedArm64ASM": [
"ldr d16, [x5, #256]"
]
},
"mov ebx, fs:0x14": {
"ExpectedInstructionCount": 2,
"ExpectedArm64ASM": [
"ldr w20, [x28, #968]",
"ldr w7, [x20, #20]"
]
},
"mov ebx, gs:0x14": {
"ExpectedInstructionCount": 2,
"ExpectedArm64ASM": [
"ldr w20, [x28, #960]",
"ldr w7, [x20, #20]"
]
},
"Multiple segment registers": {
"x86Insts": [
"mov eax, gs:0x100",
"mov ebx, gs:0x14"
],
"ExpectedInstructionCount": 3,
"ExpectedArm64ASM": [
"ldr w20, [x28, #960]",
"ldr w4, [x20, #256]",
"ldr w7, [x20, #20]"
]
}
}
}

0 comments on commit e7bdb86

Please sign in to comment.