cpu/esp32: add periph_usbdev driver

Since the ESP32x SoCs integrate the same Synopsys DWC2 IP core as STM32 as USB peripherals, the driver is just a copy of `cpu/stm32/periph/usbdev_otg.c`, where the identifiers `stm32_*` and `STM32_*` have simply been replaced by `esp32_*` and `ESP32_*` respectively. Only the function `_usbdev_init` has been slightly changed.
RIOT-OS · Sep 22, 2022 · a174ac6 · a174ac6
1 parent 4c63474
commit a174ac6
Show file tree

Hide file tree

Showing 3 changed files with 1,262 additions and 6 deletions.
diff --git a/cpu/esp32/include/sdkconfig_esp32s2.h b/cpu/esp32/include/sdkconfig_esp32s2.h
@@ -105,9 +105,7 @@ extern "C" {
 /**
  * ESP32-S2 specific PHY configuration
  */
-#define CONFIG_USB_OTG_SUPPORTED 0
-#define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256
-#define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1
+#define CONFIG_USB_OTG_SUPPORTED                1
 
 /**
  * ESP32-S2 specific SPI RAM configuration

diff --git a/cpu/esp32/include/sdkconfig_esp32s3.h b/cpu/esp32/include/sdkconfig_esp32s3.h
@@ -110,9 +110,7 @@ extern "C" {
  * ESP32-S3 specific PHY configuration
  */
 #define CONFIG_ESP_PHY_ENABLE_USB               1
-#define CONFIG_USB_OTG_SUPPORTED 0
-#define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256
-#define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1
+#define CONFIG_USB_OTG_SUPPORTED                1
 
 /**
  * ESP32-S3 specific SPI RAM configuration