Skip to content

Commit

Permalink
VexRiscvSmpClusterGen no support atomic less configs
Browse files Browse the repository at this point in the history
  • Loading branch information
Dolu1990 committed Jul 5, 2021
1 parent a380c3a commit c79357d
Showing 1 changed file with 4 additions and 3 deletions.
7 changes: 4 additions & 3 deletions src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
Original file line number Diff line number Diff line change
Expand Up @@ -167,6 +167,7 @@ object VexRiscvSmpClusterGen {
dBusWidth : Int = 64,
loadStoreWidth : Int = 32,
coherency : Boolean = true,
atomic : Boolean = true,
iCacheSize : Int = 8192,
dCacheSize : Int = 8192,
iCacheWays : Int = 2,
Expand Down Expand Up @@ -270,9 +271,9 @@ object VexRiscvSmpClusterGen {
catchAccessError = true,
catchIllegal = true,
catchUnaligned = true,
withLrSc = true,
withAmo = true,
withExclusive = coherency,
withLrSc = atomic,
withAmo = atomic,
withExclusive = atomic,
withInvalidate = coherency,
withWriteAggregation = dBusWidth > 32
),
Expand Down

0 comments on commit c79357d

Please sign in to comment.