Minor Feature Fixes #240
Merged
Minor Feature Fixes #240
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
FinnWilkinson
requested review from
BraveSirRobbo,
tomhepworth,
mutalibmohammed,
jj16791 and
rahahahat
jj16791
requested changes
Aug 10, 2022
tomhepworth
approved these changes
Aug 12, 2022
FinnWilkinson
commented
Sep 5, 2022
…mplementation to be architecture agnostic.
…han install location.
…direction due to emergent bug
…arding operands from flushed loads
jj16791
force-pushed
the
minor-fixes
branch
from
92293e5 to
b71358d
Compare
rahahahat
approved these changes
Sep 13, 2022
jj16791
added a commit
that referenced
this pull request
Sep 13, 2022
jj16791
pushed a commit
that referenced
this pull request
Oct 17, 2022
* Moved counter timer logic from main into Architecture, allowing the implementation to be architecture agnostic. * Added test for CNTVCT register. * Updated sveGetPattern auxiliary function to work for any instruction string. * Ensured all necessary SVE instructions included pattern recognition. * Changed specialFiles generation directory to be the build location. * Fixed AArch64_LD1RQ_D_IMM's invalid increments of its index variable. * Improved conditional branch not taken target and remove loop closing direction due to emergent bug. * Resolved LSQ bugs for comparisons against the total req limit and forwarding operands from flushed loads. * Updated comment in sveGetPattern Aux function.
jj16791
pushed a commit
that referenced
this pull request
Oct 21, 2022
* Moved counter timer logic from main into Architecture, allowing the implementation to be architecture agnostic. * Added test for CNTVCT register. * Updated sveGetPattern auxiliary function to work for any instruction string. * Ensured all necessary SVE instructions included pattern recognition. * Changed specialFiles generation directory to be the build location. * Fixed AArch64_LD1RQ_D_IMM's invalid increments of its index variable. * Improved conditional branch not taken target and remove loop closing direction due to emergent bug. * Resolved LSQ bugs for comparisons against the total req limit and forwarding operands from flushed loads. * Updated comment in sveGetPattern Aux function.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR addresses issues #238 and #237; Making Processor and Virtual counter timer logic architecture agnostic and ensuring all relevant SVE instructions have predicate pattern recognition.
Also, the specialFiles generation directory has been changed from the project source to the project build directory.