Skip to content

Pull requests: Xilinx/llvm-project

New pull request New
11 Open 456 Closed
11 Open 456 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Relax constraint that linalg.index must be directly within linalg.generic
#467 opened Feb 10, 2025 by mgehre-amd • Draft
[AutoBump] Merge with fixes of 3494ee95 (Nov 01) (Needs torch-mlir bump) (8)
#465 opened Feb 3, 2025 by jorickert Loading…
1 task
[AutoBump] Merge with b74e588e (Nov 01) (7)
#464 opened Feb 3, 2025 by jorickert Loading…
[AutoBump] Merge with fixes of 95c2d798 (Oct 30) (6)
#463 opened Feb 3, 2025 by jorickert Loading…
[AutoBump] Merge with 4ba623f2 (Oct 30) (5)
#462 opened Feb 3, 2025 by jorickert Loading…
Remove duplicated code
#456 opened Jan 27, 2025 by josel-amd Loading…
2
Lower memref.reinterpret_cast to EmitC
#392 opened Oct 31, 2024 by cferry-AMD Loading…
4
dev
#209 opened Jun 28, 2024 by mgehre-amd • Draft
Allow four different rounding modes for tosa.resize
#112 opened Feb 27, 2024 by roberteg16 • Draft
1
feat: adding verifiers for some tosa operators
#90 opened Jan 12, 2024 by chaitanyakamarapu • Draft
17
fix trailing white spaces.
#82 opened Sep 15, 2023 by sezgin1947 • Draft
1
ProTip! Add no:assignee to see everything that’s not assigned.