Skip to content

Commit

Permalink
Fix lint job
Browse files Browse the repository at this point in the history
Signed-off-by: Michal Czyz <[email protected]>
  • Loading branch information
mczyz-antmicro committed Jan 13, 2025
1 parent bca3eb4 commit 4375730
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 4 deletions.
2 changes: 1 addition & 1 deletion vcs/defs.bzl
Original file line number Diff line number Diff line change
Expand Up @@ -144,7 +144,7 @@ def _vcs_run(ctx):
# Waveform
if ctx.attr.trace:
trace_file = ctx.actions.declare_file("{}.vcd".format(ctx.label.name))
args.extend(["+vcd="+trace_file.path])
args.extend(["+vcd=" + trace_file.path])
args.append("+vcs+dumpon+0+0")
args.append("+vcs+dumparrays")
outputs.append(trace_file)
Expand Down
4 changes: 1 addition & 3 deletions vcs/tests/BUILD
Original file line number Diff line number Diff line change
Expand Up @@ -12,7 +12,6 @@
# See the License for the specific language governing permissions and
# limitations under the License.

load("@rules_cc//cc:defs.bzl", "cc_test")
load("//vcs:defs.bzl", "vcs_binary", "vcs_run")
load("//verilog:defs.bzl", "verilog_library")

Expand All @@ -28,7 +27,6 @@ verilog_library(
],
)


verilog_library(
name = "tb",
srcs = [
Expand All @@ -41,14 +39,14 @@ verilog_library(

vcs_binary(
name = "tb_vcs",
vcs_env = "//vcs/tests:vcs_env.sh",
module = ":tb",
module_top = "tb",
opts = [
"-full64",
"+vcs+lic+wait",
"+error+500",
],
vcs_env = "//vcs/tests:vcs_env.sh",
visibility = [
"//visibility:public",
],
Expand Down

0 comments on commit 4375730

Please sign in to comment.