Skip to content
View banothbalu's full-sized avatar

Block or report banothbalu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
banothbalu/README.md
  • 👋 Hi, I’m @banothbalu
  • 👀 I’m interested in FPGA Design, RTL Coding (VHDL & Verilog), Digital Design, and Embedded Systems.
  • 🌱 I’m currently learning advanced FPGA development techniques, JESD204B protocol, and digital signal processing (DSP).
  • 💻 Proficient in tools like Vivado, Vitis, Xilinx SDK, MATLAB, and Visual Studio.
  • 🔧 Experienced with FPGA platforms such as Artix to Vertex, Zynq-7000, ZedBoard, and KCU105,vc707 etc.
  • 📊 Skilled in debugging and validating digital designs using ILA, ChipScope, and hardware simulation.
  • 💡 Passionate about creating efficient, optimized digital systems for real-world applications.
  • 💞️ I’m looking to collaborate on innovative FPGA projects, digital system designs, and embedded applications.
  • 🚀 Interested in contributing to open-source projects related to FPGA, hardware accelerators, and DSP.
  • 📫 How to reach me: LinkedIn

@banothbalu's activity is private