-
Notifications
You must be signed in to change notification settings - Fork 615
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add ElaboratedCircuit and deprecate use of internal ir Circuit #4683
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
e6f5531
to
fcbfa22
Compare
seldridge
approved these changes
Feb 13, 2025
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
A few nits.
jackkoenig
commented
Feb 13, 2025
eab6e45
to
aef8230
Compare
Change ChiselCircuitAnnotation and CircuitSerializationAnnotation to no longer be case classes to help with the transition to ElaboratedCircuit.
aef8230
to
7980762
Compare
chiselbot
pushed a commit
that referenced
this pull request
Feb 14, 2025
Change ChiselCircuitAnnotation and CircuitSerializationAnnotation to no longer be case classes to help with the transition to ElaboratedCircuit. (cherry picked from commit 4d75573) # Conflicts: # core/src/main/scala/chisel3/experimental/hierarchy/core/Definition.scala # core/src/main/scala/chisel3/internal/Builder.scala # src/main/scala/chisel3/stage/ChiselOptions.scala # src/main/scala/chisel3/stage/phases/AddImplicitOutputAnnotationFile.scala # src/main/scala/chisel3/stage/phases/AddImplicitOutputFile.scala # src/main/scala/chisel3/stage/phases/Convert.scala # src/main/scala/chisel3/stage/phases/Elaborate.scala # src/test/scala/circtTests/stage/ChiselStageSpec.scala
14 tasks
✅ Backports have been created
|
14 tasks
chiselbot
added a commit
that referenced
this pull request
Feb 14, 2025
…ort #4683) (#4693) * Add ElaboratedCircuit and deprecate use of internal ir Circuit (#4683) Change ChiselCircuitAnnotation and CircuitSerializationAnnotation to no longer be case classes to help with the transition to ElaboratedCircuit. (cherry picked from commit 4d75573) # Conflicts: # core/src/main/scala/chisel3/experimental/hierarchy/core/Definition.scala # core/src/main/scala/chisel3/internal/Builder.scala # src/main/scala/chisel3/stage/ChiselOptions.scala # src/main/scala/chisel3/stage/phases/AddImplicitOutputAnnotationFile.scala # src/main/scala/chisel3/stage/phases/AddImplicitOutputFile.scala # src/main/scala/chisel3/stage/phases/Convert.scala # src/main/scala/chisel3/stage/phases/Elaborate.scala # src/test/scala/circtTests/stage/ChiselStageSpec.scala * Resolve backport conflicts * MiMa waive package private constructor change * Fix ScalaDoc --------- Co-authored-by: Jack Koenig <[email protected]> Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
Backported
This PR has been backported
Deprecation
Deprecates an API, will be included in release notes
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
When I tried out #4643 internally at SiFive, I realized that despite
chisel3.internal.firrtl.ir
being a package private object,ir.Circuit
still leaks out viaChiselCircuitAnnotation
and it can be used freely. This leaks full access to the Chisel internal IR in a way that makes it really hard to change things.This is my attempt to "spackle" that leak by providing the new
ElaboratedCircuit
API as the intended public interface to give to users to let them do what they want to do, while letting us muck with the internals. I think we should feel free to add and deprecate then remove APIs fromElaboratedCircuit
as long as we take care to keep the actual internals private.Before merging this, I intend to test it internally and redo #4643 on top of it because I still want to backport the annotation deprecations as well. Technically #4643 does not need this, but I think this makes the story of what changes I want to make in 7.0 a lot cleaner without having to worry about changes to
ir.Circuit
accidentally breaking user code.Contributor Checklist
docs/src
?Type of Improvement
Desired Merge Strategy
Release Notes
Change ChiselCircuitAnnotation and CircuitSerializationAnnotation to no longer be case classes to help with the transition to ElaboratedCircuit.
Reviewer Checklist (only modified by reviewer)
3.6.x
,5.x
, or6.x
depending on impact, API modification or big change:7.0
)?Enable auto-merge (squash)
and clean up the commit message.Create a merge commit
.