Skip to content

Issues: furrtek/DMG-CPU-Inside

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

78 Open 4 Closed
78 Open 4 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

KOTA and JAFA are AND gates
#83 opened Feb 13, 2022 by msinger
HUDA is an AND
#82 opened Jan 26, 2022 by msinger
GOJY is connected to wrong output of EMER
#81 opened Jan 13, 2022 by msinger
ETAN is a NOR
#80 opened Nov 24, 2021 by msinger
Misleading notes/labels on page 20 (APU CH4)
#79 opened Nov 23, 2021 by msinger
HYNO is AND
#78 opened Nov 23, 2021 by msinger
APU CH1 and CH2 volume envelope only work when AOI_MUX_2 cells have output inverted
#77 opened Nov 22, 2021 by msinger
2
Rare type of single-output flip-flop may have Q instead of !Q
#76 opened Nov 22, 2021 by msinger
HAFE is a NOR gate
#75 opened Nov 21, 2021 by msinger
BYHO has wrong input
#74 opened Nov 21, 2021 by msinger
DOXA is a NOR gate
#73 opened Nov 21, 2021 by msinger
KAKE in an OR gate
#72 opened Nov 21, 2021 by msinger
KYNY and KYLY are two names for the same cell
#71 opened Nov 19, 2021 by msinger
Reset of registers FF24 and FF25 is wrong
#70 opened Nov 19, 2021 by msinger
BUDA needs inverted CPU_RD
#69 opened Nov 18, 2021 by msinger
Wrong input 4 for CUGU
#68 opened Nov 15, 2021 by msinger
XECY is wrong flip-flop type
#67 opened Nov 14, 2021 by msinger
GAXU is an AND, not a NAND
#66 opened Nov 13, 2021 by msinger
Clock inputs of FF25 register need to be inverted one more time
#65 opened Nov 13, 2021 by msinger
2
Adders EFYK and EJOK got wrong input
#64 opened Nov 13, 2021 by msinger
CH3_REGS and CHANNEL3 errors (schematic side)
#63 opened Oct 13, 2021 by jbshelton
1
FERY inverts FF18, not DUCE
#62 opened Sep 26, 2021 by msinger
1
FAPE is a NAND
#61 opened Sep 26, 2021 by msinger
RUTE should be getting RACU instead of RACO
#60 opened Sep 26, 2021 by msinger
Simple output buffers are inverting
#59 opened Sep 25, 2021 by msinger
ProTip! Adding no:label will show everything without a label.