Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Xilinx ISE is an IDE for programming FPGAs, in languages such as Verilog or VHDL. Some of the ignored files may be inherent to the Verilog compilation process, but I don't have the breadth of experience to pick those apart from files that the IDE generates, so I just made a Global gitignore covering all the generated crud from implementing a Verilog module in Xilinx ISE.