Code

Initial RISC-V 64-bit Support#261

Code

Merged

hmelder merged 12 commits intomastergnustep/libobjc2:masterfrom riscv-supportgnustep/libobjc2:riscv-supportCopy head branch name to clipboardJan 1, 2024

+185-5

Commits

Commits on Jan 1, 2024

• RISC-V objc_msgSend implementation

  hmelder

  committed
  e832899

  Copy full SHA for e832899

• Use objc_msgSend.riscv64.S if requirements are met

  hmelder

  committed
  bc0c83d

  Copy full SHA for bc0c83d

• RISC-V 64-bit block trampoline

  hmelder

  committed
  3b5f3bb

  Copy full SHA for 3b5f3bb

• Fix formatting

  hmelder

  committed
  5c0b4e6

  Copy full SHA for 5c0b4e6

• Add riscv64 crossbuild in CI

  hmelder

  committed
  dba8ef0

  Copy full SHA for dba8ef0

• Try clang 16 and different triple

  hmelder

  committed
  9149d4b

  Copy full SHA for 9149d4b

• ubuntu-latest only supports llvm 13, 14, 15

  hmelder

  committed
  40cf687

  Copy full SHA for 40cf687

• Make llvm-version architecture specific in qemu-crossbuild

  hmelder

  committed
  9b16afe

  Copy full SHA for 9b16afe

• Exclude llvm 13 and 14 for riscv64 in CI

  hmelder

  committed
  4c369f0

  Copy full SHA for 4c369f0

• Add RISC-V and Windows on ARM to ANNOUNCE

  hmelder

  committed
  8b43658

  Copy full SHA for 8b43658

• Add comment to why we exclude architectures in qemu-crossbuild

  hmelder

  committed
  6ca179b

  Copy full SHA for 6ca179b

• Remove duplicated entry in ANNOUNCE

  hmelder

  committed
  85d0d85

  Copy full SHA for 85d0d85