Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[ImportVerilog] Accept empty packages #7334

Merged
merged 1 commit into from
Jul 18, 2024

Conversation

fabianschuiki
Copy link
Contributor

Add handling for package definitions and accept empty packages for the time being. Later on we'll want to support parameters, variables, functions, and other things that can appear in packages. These require a mechanism to refer to things outside of an SVModuleOp though, which does not yet exist.

Add handling for package definitions and accept empty packages for the
time being. Later on we'll want to support parameters, variables,
functions, and other things that can appear in packages. These require
a mechanism to refer to things outside of an `SVModuleOp` though, which
does not yet exist.
Copy link
Member

@hailongSun2000 hailongSun2000 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM! 🥳

@fabianschuiki fabianschuiki merged commit bfb59ad into main Jul 18, 2024
4 checks passed
@fabianschuiki fabianschuiki deleted the fschuiki/moore-empty-packages branch July 18, 2024 02:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants