Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixes for clang + related bugfixes #263

Merged
merged 7 commits into from
Jun 22, 2024
Prev Previous commit
Next Next commit
bugfix timings. Someone more knowledgeable should check if it was onl…
…y an index problem or some values are wrong.
JosepMaJAZ committed Jun 18, 2024

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature.
commit 2b269fb194be1b874d85724516c756b637121a9e
18 changes: 9 additions & 9 deletions src/codegen/codegen_timing_p6.c
Original file line number Diff line number Diff line change
@@ -53,7 +53,7 @@ static const p6_instruction_t alu6_op = {.nr_uops = 6,
.uop[5] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t aluc_op = {.nr_uops = 2,
.uop[0] = {.type = UOP_ALU01, .throughput = 1, .latency = 1},
.uop[0] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
.uop[1] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t load_alu_op = {.nr_uops = 2,
.uop[0] = {.type = UOP_LOAD, .throughput = 1, .latency = 2},
.uop[1] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
@@ -89,7 +89,7 @@ static const p6_instruction_t store_op = {.nr_uops = 2,

static const p6_instruction_t bswap_op = {.nr_uops = 2,
.uop[0] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[0] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
.uop[1] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t leave_op = {.nr_uops = 3,
.uop[0] = {.type = UOP_LOAD, .throughput = 1, .latency = 2},
.uop[1] = {.type = UOP_ALU01, .throughput = 1, .latency = 1},
@@ -349,18 +349,18 @@ static const p6_instruction_t div16_op = {.nr_uops = 3,
.uop[2] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t div16_mem_op = {.nr_uops = 4,
.uop[0] = {.type = UOP_LOAD, .throughput = 1, .latency = 2},
.uop[0] = {.type = UOP_ALU0, .throughput = 21, .latency = 21},
.uop[1] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[2] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
.uop[1] = {.type = UOP_ALU0, .throughput = 21, .latency = 21},
.uop[2] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[3] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t div32_op = {.nr_uops = 3,
.uop[0] = {.type = UOP_ALU0, .throughput = 35, .latency = 35},
.uop[1] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[2] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t div32_mem_op = {.nr_uops = 4,
.uop[0] = {.type = UOP_LOAD, .throughput = 1, .latency = 2},
.uop[0] = {.type = UOP_ALU0, .throughput = 35, .latency = 35},
.uop[1] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[2] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
.uop[1] = {.type = UOP_ALU0, .throughput = 35, .latency = 35},
.uop[2] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[3] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t emms_op = {.nr_uops = 11,
.uop[0] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
.uop[1] = {.type = UOP_ALU0, .throughput = 1, .latency = 1},
@@ -393,7 +393,7 @@ static const p6_instruction_t ins_op = {.nr_uops = 4,
.uop[0] = {.type = UOP_ALU0, .throughput = 18, .latency = 18},
.uop[1] = {.type = UOP_STOREADDR, .throughput = 1, .latency = 1},
.uop[2] = {.type = UOP_STOREDATA, .throughput = 1, .latency = 1},
.uop[2] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
.uop[3] = {.type = UOP_ALU01, .throughput = 1, .latency = 1}};
static const p6_instruction_t int_op = {
.nr_uops = 7,
.uop[0] = {.type = UOP_ALU0, .throughput = 20, .latency = 20},