Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Updates to AxiLiteSaciMaster.vhd & SaciMaster2.vhd #1199

Merged
merged 1 commit into from
Sep 27, 2024
Merged

Updates to AxiLiteSaciMaster.vhd & SaciMaster2.vhd #1199

merged 1 commit into from
Sep 27, 2024

Conversation

ruck314
Copy link
Contributor

@ruck314 ruck314 commented Sep 26, 2024

@ruck314 ruck314 requested a review from bengineerd September 26, 2024 23:51
@ruck314 ruck314 changed the title adding support to run SACI clock when asicRstL asserted in SACI_CLK_F… Updates to AxiLiteSaciMaster.vhd & SaciMaster2.vhd Sep 26, 2024
@ruck314 ruck314 merged commit 5008bb0 into pre-release Sep 27, 2024
3 checks passed
@ruck314 ruck314 deleted the AxiLiteSaciMaster-asicRstL-aware branch September 27, 2024 19:31
@ruck314 ruck314 mentioned this pull request Sep 27, 2024
Merged
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@bengineerd bengineerd bengineerd approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@ruck314 @bengineerd