Minor Release v2.50.0

Pull Requests Since v2.49.0

Unlabeled

1. #1176 - Clean up of ethernet before adding RoCEv2 support
2. #1163 - Create SaciAxiLiteMaster module
3. #1184 - Adding AxiStreamCompact.vhd
4. #1187 - Adding AxiStreamTrailerRemove
5. #1185 - Adding AxiStreamTrailerAppend
6. #1190 - AxiStreamCompact Patch
7. #1183 - bug fix for locked IPs in MicroblazeBasicCore.bd for v2022.2 (or later)
8. #1188 - UdpEngineRx.vhd Update for RoCEv2 support
9. #1181 - pgp2fc/gtyUltraScale+/ruckus.tcl: bug fix for Vivado version checking
10. #1186 - Add some AxiVersion Rogue Device Variables to NoConfig group

Pull Request Details

Create SaciAxiLiteMaster module

Author:	Larry Ruckman [email protected]
Date:	Fri Sep 6 07:31:54 2024 -0700
Pull:	#1163 (650 additions, 0 deletions, 5 files changed)
Branch:	slaclab/SaciAxiLiteMaster

Notes:

Description

Add a new SaciAxiLiteMaster module. This module is intended to be paired with AxiLiteSaciMaster. Together they create a an AXI-Lite bridge between two chips carried over the SACI bus.

Details

Only 20 bits of AXI-Lite address space are available, due to the limited address bits on the SACI bus protocol.

Also added a cocotb testbench for the new module.

---

Clean up of ethernet before adding RoCEv2 support

Author:	Larry Ruckman [email protected]
Date:	Mon Aug 12 08:43:30 2024 -0700
Pull:	#1176 (545 additions, 1440 deletions, 19 files changed)
Branch:	slaclab/eth-vlan-removal

Notes:

Description

• depreciating VLAN support in ethernet/EthMacCore because never tested and never used+
• depreciating VLAN support in ethernet/IpV4Engine because never tested and never used

---

pgp2fc/gtyUltraScale+/ruckus.tcl: bug fix for Vivado version checking

Author:	Larry Ruckman [email protected]
Date:	Wed Jul 24 09:49:05 2024 -0700
Pull:	#1181 (2 additions, 2 deletions, 1 files changed)
Branch:	slaclab/pgp2fc-version-check

Notes:

Description

• Pgp2fcGtyCore was build with 2023.1 (not 2020.1)

---

bug fix for locked IPs in MicroblazeBasicCore.bd for v2022.2 (or later)

Author:	Larry Ruckman [email protected]
Date:	Thu Aug 15 11:07:44 2024 -0700
Pull:	#1183 (8 additions, 6 deletions, 1 files changed)
Branch:	slaclab/microblaze-dev

Notes:

Description

• This is mostly a bug in the Vivado IP integrator when the .bd is generated from a different FPGA fabric/target
• This "upgrade" is not changing the IP's revision number but updating that metadata of the FPGA fabric from the .bd file

---

Adding AxiStreamCompact.vhd

Author:	Larry Ruckman [email protected]
Date:	Fri Sep 6 07:26:47 2024 -0700
Pull:	#1184 (265 additions, 0 deletions, 1 files changed)
Branch:	slaclab/AxiStreamCompact

Notes:

Description

• Copied src from FilMarini:surf:roce fork (Credit to @FilMarini)
  • Required for future RoCEv2 support
• emacs VHDL beautify
• removing isRoCE port (application specific) and switch to standard reset convention

---

Adding AxiStreamTrailerAppend

Author:	Larry Ruckman [email protected]
Date:	Fri Sep 6 07:26:26 2024 -0700
Pull:	#1185 (159 additions, 0 deletions, 1 files changed)
Branch:	slaclab/AxiStreamTrailerAppend

Notes:

Description

• Copied src from FilMarini:surf:roce fork (Credit to @FilMarini)
  • Required for future RoCEv2 support
• emacs VHDL beautify
• removing isRoCE port (application specific) and switch to standard reset convention

---

Add some AxiVersion Rogue Device Variables to NoConfig group

Author:	Larry Ruckman [email protected]
Date:	Fri Sep 6 07:34:45 2024 -0700
Pull:	#1186 (2 additions, 0 deletions, 1 files changed)
Branch:	slaclab/axi-version-noconfig

Notes:

Description

FpgaReloatHalt and UserReset have been added to the "NoConfig" group. There is no reason these should be in a configuration YAML file.

---

Adding AxiStreamTrailerRemove

Author:	Larry Ruckman [email protected]
Date:	Mon Sep 9 08:16:46 2024 -0700
Pull:	#1187 (177 additions, 0 deletions, 1 files changed)
Branch:	slaclab/AxiStreamTrailerRemove

Notes:

Description

• copying src from FilMarini:surf:roce fork
• emacs VHDL beautify
• switch to standard reset convention

---

UdpEngineRx.vhd Update for RoCEv2 support

Author:	Larry Ruckman [email protected]
Date:	Fri Sep 6 15:57:35 2024 -0700
Pull:	#1188 (4 additions, 0 deletions, 1 files changed)
Branch:	slaclab/UdpEngineRx-RoCEv2

Notes:

Description

• Remove 4 bytes (iCRC) from byteCnt if RoCEv2 detected

---

AxiStreamCompact Patch

Author:	Larry Ruckman [email protected]
Date:	Mon Sep 9 08:17:55 2024 -0700
Pull:	#1190 (31 additions, 30 deletions, 1 files changed)
Branch:	FilMarini/pre-release

Notes:

Applied patch to AxiStreamCompact module + SLAC emacs beautify

---