Convolutional accelerator kernel, target ASIC & FPGA
-
Updated
Apr 10, 2023 - Verilog
#
accelerator
Here are 16 public repositories matching this topic...
[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
-
Updated
Mar 30, 2021 - Verilog
A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
deep-neural-networks accelerator convolutional-neural-networks sparse-matrix gemm noc im2col hardware-accelerator eyeriss-v2
-
Updated
Aug 28, 2024 - Verilog
FAST-9 Accelerator for Corner Detection
-
Updated
Jan 1, 2021 - Verilog
CNN hardware accelerator to accelerate quantized LeNet-5 model
-
Updated
Sep 26, 2023 - Verilog
NVDLA small config implementation on Zynq ZCU104 (evaluation)
-
Updated
Mar 25, 2019 - Verilog
Template for project1 TPU
-
Updated
May 1, 2021 - Verilog
Initial design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface
-
Updated
Feb 20, 2018 - Verilog
This project is to design yolo AI accelerator in verilog HDL.
-
Updated
Oct 8, 2024 - Verilog
RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.
-
Updated
Jan 9, 2020 - Verilog
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
-
Updated
Dec 26, 2023 - Verilog
This is my hobby project, which contain my rsic-v core and my convolutional layer with AMBA bus
-
Updated
Aug 13, 2024 - Verilog
Projects of the digital logic design lab (Fall01) at the University of Tehran.
-
Updated
Oct 6, 2023 - Verilog
Improve this page
Add a description, image, and links to the accelerator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the accelerator topic, visit your repo's landing page and select "manage topics."