Skip to content

Commit

Permalink
[RISCV] Support __riscv_v_fixed_vlen for vbool types. (llvm#76551)
Browse files Browse the repository at this point in the history
This adopts a similar behavior to AArch64 SVE, where bool vectors are
represented as a vector of chars with 1/8 the number of elements. This
ensures the vector always occupies a power of 2 number of bytes.

A consequence of this is that vbool64_t, vbool32_t, and vool16_t can
only be used with a vector length that guarantees at least 8 bits.
  • Loading branch information
topperc authored and Shivam Gupta committed Aug 23, 2024
1 parent 0c885a1 commit b63ce26
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions clang/docs/ReleaseNotes.rst
Original file line number Diff line number Diff line change
Expand Up @@ -1253,6 +1253,8 @@ RISC-V Support
accesses may be created. ``-m[no-]strict-align`` applies to both scalar and
vector.

- ``__attribute__((rvv_vector_bits(N))) is now supported for RVV vbool*_t types.
CUDA/HIP Language Changes
^^^^^^^^^^^^^^^^^^^^^^^^^
Expand Down

0 comments on commit b63ce26

Please sign in to comment.