Skip to content
This repository has been archived by the owner on Aug 20, 2021. It is now read-only.

Commit

Permalink
中断
Browse files Browse the repository at this point in the history
  • Loading branch information
xqmmcqs committed Jul 5, 2021
1 parent 93ba15c commit 55704a7
Show file tree
Hide file tree
Showing 46 changed files with 1,117 additions and 758 deletions.
Binary file modified db/nobugCPU.(0).cnf.cdb
Binary file not shown.
Binary file modified db/nobugCPU.(0).cnf.hdb
Binary file not shown.
4 changes: 2 additions & 2 deletions db/nobugCPU.asm.qmsg
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 15:34:10 2021 " "Info: Processing started: Sun Jul 04 15:34:10 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 17:55:16 2021 " "Info: Processing started: Mon Jul 05 17:55:16 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nobugCPU -c nobugCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nobugCPU -c nobugCPU" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 15:34:10 2021 " "Info: Processing ended: Sun Jul 04 15:34:10 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 17:55:16 2021 " "Info: Processing ended: Mon Jul 05 17:55:16 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
Binary file modified db/nobugCPU.asm.rdb
Binary file not shown.
Binary file modified db/nobugCPU.cmp.cdb
Binary file not shown.
Binary file modified db/nobugCPU.cmp.hdb
Binary file not shown.
Binary file modified db/nobugCPU.cmp.rdb
Binary file not shown.
Binary file modified db/nobugCPU.cmp.tdb
Binary file not shown.
Binary file modified db/nobugCPU.cmp0.ddb
Binary file not shown.
Binary file modified db/nobugCPU.eco.cdb
Binary file not shown.
6 changes: 4 additions & 2 deletions db/nobugCPU.fit.qmsg
Original file line number Diff line number Diff line change
@@ -1,6 +1,8 @@
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 15:34:09 2021 " "Info: Processing started: Sun Jul 04 15:34:09 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 17:55:14 2021 " "Info: Processing started: Mon Jul 05 17:55:14 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nobugCPU -c nobugCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nobugCPU -c nobugCPU" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nobugCPU EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"nobugCPU\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 15:34:09 2021 " "Info: Processing ended: Sun Jul 04 15:34:09 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QD " "Warning: Node \"QD\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "QD" } } } } } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} } { } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WF7K_LCELL_INSERTED" "SBUS~17 " "Warning: Macrocell buffer inserted after node \"SBUS~17\"" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 10 -1 0 } } } 0 0 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 17:55:15 2021 " "Info: Processing ended: Mon Jul 05 17:55:15 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
74 changes: 39 additions & 35 deletions db/nobugCPU.hier_info
Original file line number Diff line number Diff line change
@@ -1,12 +1,11 @@
|nobugCPU
CLR => process_0.IN0
CLR => process_3.IN0
T3 => process_0.IN0
T3 => LIR~reg0.CLK
T3 => PCINC~reg0.CLK
C => PCINC.IN0
C => PCINC.IN0
Z => PCINC.IN0
Z => PCINC.IN0
C => PCADD.IN0
Z => PCADD.IN0
MF => EN_INT.CLK
PULSE => INT.OUTPUTSELECT
PULSE => INT.IN1
IR[4] => Equal5.IN7
IR[4] => Equal6.IN7
IR[4] => Equal7.IN7
Expand Down Expand Up @@ -82,52 +81,56 @@ SW[3] => Equal1.IN3
SW[3] => Equal2.IN3
SW[3] => Equal3.IN3
SW[3] => Equal4.IN3
W[1] => PCINC.IN1
W[1] => SBUS.IN1
W[1] => SEL.IN1
W[1] => SEL.IN0
W[1] => DRW.IN1
W[1] => DRW.IN1
W[1] => STOP.IN0
W[1] => LAR.IN1
W[1] => DRW.IN0
W[1] => INTDI.IN0
W[1] => LAR.IN1
W[1] => MBUS.IN0
W[1] => MEMW.IN0
W[1] => CIN.IN0
W[1] => ABUS.IN1
W[1] => LDZ.IN1
W[1] => LDC.IN1
W[1] => M.IN1
W[1] => M.IN1
W[1] => S.IN1
W[1] => S.IN1
W[1] => S.IN1
W[1] => S.IN1
W[1] => S.IN1
W[1] => S.IN1
W[1] => LPC.IN0
W[1] => LPC.IN1
W[1] => PCADD.IN1
W[2] => process_0.IN0
W[2] => PCINC.IN1
W[2] => PCINC.IN1
W[1] => INTEN.IN0
W[2] => process_1.IN1
W[2] => process_1.IN1
W[2] => SBUS.IN0
W[2] => SEL.IN0
W[2] => SEL.IN0
W[2] => DRW.IN0
W[2] => DRW.IN0
W[2] => MEMW.IN0
W[3] => ~NO_FANOUT~
W[2] => DRW.IN1
W[2] => STOP.IN0
W[2] => LAR.IN1
W[2] => CIN.IN0
W[2] => ABUS.IN1
W[2] => LDZ.IN1
W[2] => LDC.IN1
W[2] => M.IN1
W[2] => M.IN1
W[2] => S.IN1
W[2] => S.IN1
W[2] => S.IN1
W[2] => S.IN1
W[2] => S.IN1
W[2] => S.IN1
W[2] => LPC.IN0
W[2] => LPC.IN0
W[2] => LONG.IN1
W[2] => PCADD.IN1
W[3] => process_1.IN1
W[3] => DRW.IN0
W[3] => MEMW.IN0
W[3] => LPC.IN0
DRW <= DRW.DB_MAX_OUTPUT_PORT_TYPE
PCINC <= PCINC~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCINC <= DRW.DB_MAX_OUTPUT_PORT_TYPE
LPC <= LPC.DB_MAX_OUTPUT_PORT_TYPE
LAR <= LAR.DB_MAX_OUTPUT_PORT_TYPE
PCADD <= PCADD.DB_MAX_OUTPUT_PORT_TYPE
ARINC <= ARINC.DB_MAX_OUTPUT_PORT_TYPE
SELCTL <= SELCTL.DB_MAX_OUTPUT_PORT_TYPE
MEMW <= MEMW.DB_MAX_OUTPUT_PORT_TYPE
STOP <= STOP.DB_MAX_OUTPUT_PORT_TYPE
LIR <= LIR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LIR <= LIR.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= LDZ.DB_MAX_OUTPUT_PORT_TYPE
LDC <= LDC.DB_MAX_OUTPUT_PORT_TYPE
CIN <= CIN.DB_MAX_OUTPUT_PORT_TYPE
Expand All @@ -136,14 +139,15 @@ ABUS <= ABUS.DB_MAX_OUTPUT_PORT_TYPE
SBUS <= SBUS.DB_MAX_OUTPUT_PORT_TYPE
MBUS <= MBUS.DB_MAX_OUTPUT_PORT_TYPE
SHORT <= SHORT.DB_MAX_OUTPUT_PORT_TYPE
LONG <= <GND>
LONG <= LONG.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
SEL[0] <= SEL.DB_MAX_OUTPUT_PORT_TYPE
SEL[1] <= SEL.DB_MAX_OUTPUT_PORT_TYPE
SEL[2] <= SBUS.DB_MAX_OUTPUT_PORT_TYPE
SEL[2] <= SEL.DB_MAX_OUTPUT_PORT_TYPE
SEL[3] <= SEL.DB_MAX_OUTPUT_PORT_TYPE
AAAA <= INT.DB_MAX_OUTPUT_PORT_TYPE


2 changes: 1 addition & 1 deletion db/nobugCPU.hif
Original file line number Diff line number Diff line change
Expand Up @@ -31,7 +31,7 @@ ON
# case_insensitive
# source_file
nobugcpu.vhd
54e32d342a79cb254e55e3fa5dde0
f52159e0798c5dce93409538e974238
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
Expand Down
Binary file modified db/nobugCPU.map.cdb
Binary file not shown.
Binary file modified db/nobugCPU.map.hdb
Binary file not shown.
13 changes: 7 additions & 6 deletions db/nobugCPU.map.qmsg
Original file line number Diff line number Diff line change
@@ -1,11 +1,12 @@
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 15:34:07 2021 " "Info: Processing started: Sun Jul 04 15:34:07 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 17:55:13 2021 " "Info: Processing started: Mon Jul 05 17:55:13 2021" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nobugCPU -c nobugCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nobugCPU -c nobugCPU" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nobugcpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nobugcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nobugCPU-arch " "Info: Found design unit 1: nobugCPU-arch" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 15 -1 0 } } } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nobugCPU " "Info: Found entity 1: nobugCPU" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 5 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nobugcpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nobugcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nobugCPU-arch " "Info: Found design unit 1: nobugCPU-arch" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 16 -1 0 } } } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nobugCPU " "Info: Found entity 1: nobugCPU" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 5 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "nobugCPU " "Info: Elaborating entity \"nobugCPU\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LONG GND " "Warning (13410): Pin \"LONG\" is stuck at GND" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 10 -1 0 } } } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} } { } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INT nobugCPU.vhd(128) " "Warning (10631): VHDL Process Statement warning at nobugCPU.vhd(128): inferring latch(es) for signal or variable \"INT\", which holds its previous value in one or more paths through the process" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 128 0 0 } } } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INT nobugCPU.vhd(128) " "Info (10041): Inferred latch for \"INT\" at nobugCPU.vhd(128)" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 128 0 0 } } } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 20 -1 0 } } } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLR " "Info: Promoted clear signal driven by pin \"CLR\" to global clear signal" { } { } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "T3 " "Info: Promoted clock signal driven by pin \"T3\" to global clock signal" { } { } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} } { } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[3\] " "Warning (15610): No output dependent on input pin \"W\[3\]\"" { } { { "nobugCPU.vhd" "" { Text "C:/Users/Administrator/Desktop/nobug-cpu/nobugCPU.vhd" 9 -1 0 } } } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} } { } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "36 " "Info: Implemented 36 macrocells" { } { } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "4 " "Info: Implemented 4 shareable expanders" { } { } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 15:34:08 2021 " "Info: Processing ended: Sun Jul 04 15:34:08 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "40 " "Info: Implemented 40 macrocells" { } { } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1 Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 17:55:13 2021 " "Info: Processing ended: Mon Jul 05 17:55:13 2021" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
Binary file modified db/nobugCPU.pre_map.cdb
Binary file not shown.
Binary file modified db/nobugCPU.pre_map.hdb
Binary file not shown.
Binary file modified db/nobugCPU.rtlv.hdb
Binary file not shown.
Binary file modified db/nobugCPU.rtlv_sg.cdb
Binary file not shown.
Binary file modified db/nobugCPU.sgdiff.cdb
Binary file not shown.
Binary file modified db/nobugCPU.sgdiff.hdb
Binary file not shown.
Binary file modified db/nobugCPU.sld_design_entry.sci
Binary file not shown.
Loading

0 comments on commit 55704a7

Please sign in to comment.