-
Notifications
You must be signed in to change notification settings - Fork 2k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
cpu/stm32: add support for STM32C0 and NUCLEO-C031C6 #20300
cpu/stm32: add support for STM32C0 and NUCLEO-C031C6 #20300
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Code looks good to me!
Nice addition.
One more thing: Since the STM32C031C6 has very little memory (32k ROM, 12k RAM) I expect that some applications won't fit on it. CI tries to build every application for every board, so you need to tell it which ones to exclude for a board because they won't fit. You can do this by running
This will build all applications & tests for You then need to commit the updated |
Looks like there is no low power timer on STM32C0 - so you might have to remove the |
There is not a dedicated low-power timer |
The only requirement for |
Alright. I'll do that. I still get build errors for |
I think the failures of
LVGL still fails though. I also get a brief message on spi_dma before it's
|
591fa48
to
765c7ec
Compare
That's because you don't advertise the |
9ff2c49
to
765c7ec
Compare
a2d4847
to
a2f4a13
Compare
I've restored and re-built the |
looks like (at least) |
|
That's just a sporadic failure that occurs when CI is under high load. |
That was a great first PR! |
Thanks for your help. I'll get back to GD32 it but it might be a few weeks, yet. |
Cleaned-up commit history of PR #20267
Support added for ST Micro's board
NUCLEO-C031C6
, it's cpuSTM32C031C6
, and the rest of the cpu familySTM32C0XX
(asCPU_FAM_STM32C0
). This currently includesSTM32C011
andSTM32C031
, but code for identification has also been added for theSTM32C071
andSTM32C091
lines due out later this year.Code was adapted from
CPU_FAM_STM32G0
where applicable.The most important difference in the STM32C0 product line is the removal of the PLL. As coded the default clock source is HSI.
fixes #19210