Code

riscv64: Implement insertlane#6408

Code

Merged

afonso360 merged 9 commits intobytecodealliance:mainbytecodealliance/wasmtime:mainfrom afonso360:riscv-insertlaneafonso360/wasmtime:riscv-insertlaneCopy head branch name to clipboardMay 20, 2023

+1,007-196

Commits

Commits on May 20, 2023

• riscv64: Support vector instruction masking

  afonso360

  committed
  e1eb293

  Copy full SHA for e1eb293

• riscv64: Add vmerge instructions

  afonso360

  committed
  a4afb9a

  Copy full SHA for a4afb9a

• riscv64: Implement insertlane

  afonso360

  committed
  d5358b0

  Copy full SHA for d5358b0

• riscv64: Fix encoding of vmv instructions

  Show description for b513fdf
  afonso360

  committed
  b513fdf

  Copy full SHA for b513fdf

• riscv64: Fix formatting of mask register

  Show description for 1f3cafd
  afonso360

  committed
  1f3cafd

  Copy full SHA for 1f3cafd

• riscv64: Restrict insertlane to vector types that fit in a single register

  afonso360

  committed
  cd1d8e9

  Copy full SHA for cd1d8e9

• wasmtime: Enable more RISC-V SIMD tests

  afonso360

  committed
  0f2909a

  Copy full SHA for 0f2909a

• riscv64: Use inline format syntax for printing vector instructions

  afonso360

  committed
  1e40013

  Copy full SHA for 1e40013

• riscv64: Add vector mask note

  afonso360

  committed
  a5952ba

  Copy full SHA for a5952ba